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Abstract
We study low-frequency noise in current passing through quantum point contacts fabricated from
several GaAs/AlGaAs heterostructures with different layer structures and fabrication processes. In
contrast to previous reports, there is no gate-dependent random telegraph noise (RTN) originating
from tunneling through a Schottky barrier in devices fabricated using the standard low-damage
process. Gate-dependent RTN appears only in devices fabricated with a high-damage process that
induces charge trap sites. We show that the insertion of AlAs/GaAs superlattices in the AlGaAs
barrier helps to suppress trap formation. Our results enable the fabrication of damage-resistant
and thus low-noise devices.
PACS numbers:
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Low-frequency noise in the source-drain resistance of metal-oxide-semiconductor and
GaAs high-electron-mobility transistors arising from background charge fluctuations have
been a long-standing issue [1-3]. As the device size decreases, device properties become
increasingly susceptible to local charge fluctuations. The noise can exhibit either 1/f or
random telegraphic behavior depending on the number of charge trap sites involved [4]. In
mesoscopic or nanoscale devices such as quantum point contacts (QPCs) and quantum dots
(QDs), single electron hopping occurring at somewhat distant sites can be resolved as a
measurable change in the device characteristics. Because of their high charge sensitivity,
QPCs have been widely used as charge sensors for detecting individual charges in QDs,
which constitutes a key element of the present quantum information technology based on
QDs. However, the precision of the state readout is limited by the conductance fluctuation
of the QPC arising from uncontrolled background charge motion. Background charge noise
also causes fluctuations of the energy levels in QDs, which results in decoherence and gate
error in both charge [5-7] and spin qubits [8-10].
Several mechanisms have been considered as the origin of the low-frequency noise in GaAs-
based devices, including electron hopping between the two-dimensional electron gas (2DEG)
and trap sites [11, 12], current leakage through the Schottky barrier [13-16], and electron
hopping within the remote-doping layer [17, 18]. An important observation in these studies
is that the low-frequency charge noise increases as the voltage Vg applied to the surface
Schottky gate is decreased and becomes more negative. Since the Schottky barrier becomes
less opaque with decreasing Vg, the observed Vg dependence was interpreted as evidence
that the current leakage through the Schottky barrier was responsible for the charge noise.
The strong Vg dependence of the noise, in turn, allowed the reduction of the charge noise
by employing bias cooling [14] or an additional global top gate [15], both of which shift
the operation point to a less negative voltage. In an attempt to eliminate the charge noise
associated with doping, single-electron transistors based on undoped structures have been
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fabricated [19]; however, the anticipated noise reduction has not yet been demonstrated.
In this paper, we study the effects of the layer structure and fabrication process on the
low-frequency current noise in QPC devices fabricated from GaAs/Al0.3Ga0.7As modulation-
doped heterostructures at 4.2 K to clarify the origin of the noise. Specifically, in addition
to the standard delta-doped structure, we examined a structure in which AlAs/GaAs su-
perlattice (SL) barriers are inserted above and below the delta-doping layer—if the current
leakage through the Schottky barrier is the prime contributor to the charge noise, the noise
should be suppressed by employing the SL barriers, as suggested in Ref. 15. As opposed
to previous reports [14, 15] and the above expectation, we found the noise in our devices
to be nearly Vg independent and unaffected by the SL barriers. On the other hand, devices
fabricated using a high-damage process that induces charge trap sites exhibited strongly
Vg-dependent noise characterized by random telegraphic behavior. We show that the inclu-
sion of SL barriers helps to suppress the formation of trap sites and, accordingly, reduce
the process-induced Vg-dependent noise. Our results pave the way to obtaining stable gated
nanostructures without bias cooling or a global top gate and assist in the fabrication of
damage-resistant devices.
We examined the use of devices with QPC and double quantum dot (DQD) gate layouts,
as shown in Fig. 1(a) and (b), respectively, to measure the charge noise. A QPC device is
defined by applying the same gate voltage Vg to the center gate C and one of the finger gates
Qi (i = 1-4). The gap between C and Qi ranges from W = 190 to 280 nm (in 30-nm steps),
which allows the in-situ comparison of QPCs with different operation gate voltages. For
the DQD-type devices, a QPC was formed by applying the same Vg to two of eight gates,
where the operation voltage was varied by activating a different gate pair. We examined
three kinds of layer structures with conduction band profiles as schematically shown in
Fig. 1(c)-(e). Type-I is a standard delta-doped structure [Fig. 1(c)]. In type-II, 10-nm-thick
AlAs/GaAs (2.1 nm/0.56 nm) SL barriers are inserted above and below the delta-doping
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layer [Fig. 1(d)]. A uniform-doped structure (type-III) was also examined [Fig. 1(e)].
The samples we investigated and the wafers we used are listed in Table I together with
their properties. In addition to the standard process that we use to fabricate QPC and DQD
devices, we also examined the effects of a high-damage process by additionally employing
intense UV ozone cleaning at 100 ◦C for 3 minutes prior to the electron-beam lithography.
While this eliminates the remaining photoresist and facilitates the lift-off process, it also
induces considerable damage, as evidenced by the decrease in the carrier density and the
mobility (sample E, Table I). For the structure with the SL barriers, the same process
had much less effect on the carrier density and the mobility (sample F, Table I), which we
discuss later. All measurements were performed at 4.2 K. Unless otherwise noted, the results
presented below were obtained from devices fabricated with the standard process.
Figure 2(a) shows a typical measurement for sample A. We applied a source-drain voltage
of 300 µV and measured the current I(t) through the QPC over 20 seconds at several Vg
values with the QPC conductance GQPC below the first plateau, i.e., 0 < GQPC < 2e
2/h,
where e is an elementary charge and h is Planck’s constant. Following the method in
Ref. [20], we characterize the charge noise in terms of the equivalent gate voltage noise
defined as ∆Vg = ∆I/(dI¯/dVg), where I¯ and ∆I are the time average and fluctuation of
I(t). Here, ∆I [Fig. 2(d)] was calculated as
∆I =
√
2
∫ 25
0.1
SI(f)df
using the Fourier power spectrum SI(f) of I(t), and I¯ and dI¯/dVg [Fig. 2(b) and (c)] were
calculated numerically from the data [21]. As shown in Fig. 2(d), ∆I clearly depends on
dI¯/dVg, which precludes the noise from the current amplifier as the origin of the observed
noise. We note that the voltage noise on the gates is also negligible, as the resolution (3 µV )
of the voltage sources that we employed is about one order of magnitude smaller than the
measured ∆Vg [Fig. 2(e)]. As shown in Fig. 2(e), ∆Vg is not greatly influenced by a change
4
in dI¯/dVg with Vg, and remains nearly constant over the range 0 < GQPC < 2e
2/h.
Figure 3 shows ∆Vg measured for QPCs fabricated from four different wafers as a func-
tion of operating point Vg. Each data point corresponds to a different gate combination,
representing an average taken over several Vg values near the corresponding central oper-
ation voltage. The error bars indicate the standard deviation. We first note that, in the
standard delta-doped structure (type-I), the measured noise is only weakly dependent on
Vg. This also indicates that the measured noise level appropriately reflects the property of
the sample and does not depend on the position or specific configuration of the QPC. Such
Vg-independent noise is in sharp contrast to that described in Ref. 15, where ∆Vg increased
exponentially as Vg was decreased below −0.5 V. As demonstrated in Refs. 14 and 15, ∆Vg
increases because decreasing Vg makes the Schottky barrier less opaque and thus enhances
the tunneling probability from the gate to the trap sites in the AlGaAs barrier. The absence
of such strong Vg dependence in our devices suggests that tunneling through the Schottky
barrier is irrelevant to the observed noise. This conjecture is also supported by a comparison
of the noise levels of our devices and those studied in Ref. 15. Whereas at a small negative
Vg the noise levels in samples A and B are twice that reported in Ref. 15, due to the absence
of Vg dependence, these devices exhibit much less noise at a large negative Vg. This enables
us to define stable nanostructures such as a QPC or a QD without employing bias cooling or
an additional global gate; this is a strong advantage, because it lifts the restrictions on the
operation voltage set by bias cooling or a global gate, thereby greatly enhancing the degree
of freedom in tailoring desired nanostructures.
As shown in Fig. 3, the insertion of the SL barriers did not reduce the noise level in our
devices (type-II). The independence of the charge noise as regards the presence or absence
of the SL barriers lends support to the above conjecture that tunneling through the Schot-
tky barrier is irrelevant to the noise observed in our devices. The behavior of the sample
fabricated from the uniform-doped structure (type-III) is similar to that of the other samples.
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Another important feature of our data is that it is free from random telegraphic, or
switching behavior, even for large negative Vg values, as seen in Fig. 2(a). Indeed, we
observed no switching noise, or random telegraphic noise (RTN) for measurements obtained
over a number of hours. This was true for all the devices that we examined that were
fabricated with the standard process, independent of the type of layer structure or doping.
Note that RTN appears when only a few trap sites located near the QPC are the prime
contributors to the charge fluctuation. The absence of RTN in our devices, combined with
the low noise level at a large negative Vg, implies that in our devices there is no trap site
available for tunneling electrons near the QPC. This also suggests that switching noise due to
tunneling through a Schottky barrier is not necessarily inherent to GaAs-based modulation-
doped structures.
The absence of RTN in our devices in turn suggests the existence of extrinsic origins of
RTN. To explore this possibility, we examined the effects of process-induced charge traps by
additionally employing intense UV ozone cleaning prior to the electron-beam lithography.
This process induces charge trap sites, as evidenced by the significant decrease in the mobility
(sample E, Table I). As shown in the inset to Fig. 4(a), we did observe RTN in the device
fabricated with the intense UV cleaning. In Fig. 4(a), we plot ∆Vg of this device as a function
of Vg and compare it with the results obtained for a device fabricated from the same wafer
using the standard process. The intense UV cleaning induced strongly Vg-dependent noise
that increased rapidly below −0.5 V, which confirms the link between strong Vg dependence
and random telegraphic behavior.
Interestingly, we found that the SL barriers played an unexpected role that would allow
us to make devices much more resistant to damage from processing. As shown in Table
I, the inclusion of SL barriers (sample F) attenuates the deleterious effect that processing
has on carrier density and mobility. This is particularly clear for the mobility, which differs
by almost one order of magnitude. This result clearly shows that the SL barriers help
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to suppress the formation of trap sites. The reduced trap density is also evident in the
noise behavior. In contrast to the results for the samples without SL barriers, ∆Vg is
barely affected by the high-damage process and remains almost Vg independent as shown in
Fig. 4(b). It is possible that the SL barriers block tunneling through the Schottky barrier and
thereby suppress the Vg-dependent RTN. In the present case, however, it is more likely that
the reduced RTN is due to the lower trap density, as clearly demonstrated by the electron
density and the mobility (Table I). Although the exact mechanism for the suppressed trap
formation is unknown, our finding enables the fabrication of damage-resistant and thus
low-noise devices.
Finally, we discuss the origin of the Vg-independent noise observed in the samples fab-
ricated with the standard low-damage process. In the samples fabricated with the high-
damage process, the spatial range over which the trap sites relevant to the RTN are dis-
tributed can be crudely estimated from the size of the current step at each switching event.
In our DQD-type devices, the operating voltage of the QPC charge sensor shifts by 1.3 (0.9)
mV (data not shown) when one electron is added to or removed from the QD on the near
(far) side about 300 (400) nm from the QPC. Since the observed RTN corresponds to a shift
in the QPC operating voltage a few times larger than these values, we can estimate that the
relevant trap sites are distributed within ∼ 100 nm of the QPC. This estimate, which also
implies that the relevant trap sites are located close to the split gate, is consistent with the
noise being strongly Vg dependent. In turn, it follows that the Vg-independent noise dom-
inant in our devices fabricated with the standard process is due to charge hopping taking
place at distant sites distributed over a much wider spatial range. This picture is consistent
with the absence of switching behavior and Vg dependence. As we discussed above, vertical
tunneling through the AlGaAs (or SL) barrier is unlikely to be its origin. We therefore
speculate that charge hopping within the remote-doping layer is the most likely cause of the
Vg-independent noise. However, we do not know why the noise level differs among wafers
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with the identical doping (compare samples A, B, and C in Fig. 3, which all have the same
doping level). Indeed, even though device E has high charge trap density, it shows lower
noise than sample F at Vg = −0.4 V, where RTN is absent (Fig. 4). This result may be at-
tributed to the difference in the starting material. If so, it implies that these process-induced
traps do not contribute to the Vg-independent noise. A further investigation is necessary to
clarify the origin of the Vg-independent noise.
In summary, we identified two types of low-frequency noise in GaAs/AlGaAs QPCs dis-
tinguished by Vg dependence linked with the presence/absence of switching behavior. Our
results indicate that the commonly observed Vg-dependent switching noise is not necessarily
an intrinsic property of modulation-doped GaAs/AlGaAs heterostructures and point to the
importance of eliminating extrinsic origins of low-frequency noise. We found that the inclu-
sion of SL barriers attenuates damage from processing that can be a source of low-frequency
noise. Our findings will thus enhance the degree of freedom in tailoring low-noise Schottky-
gated nanostructures and assist in the fabrication of devices that are resistant to damage
from processing.
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FIG. 1: (Color online) (a), (b) SEM images showing the gate layouts for (a) QPC and (b) DQD
devices. (c)-(e) Schematic illustrations of conduction band profiles for (c) a standard delta-doped
structure (type-I), (d) a delta-doped structure with AlAs/GaAs SL barriers (type-II), and (e) an
uniform-doped structure (type-III). The Si doping density is 4 × 1012 cm−2 for delta doping and
1× 1018 cm−3 for uniform doping.
[20] S. W. Jung, T. Fujisawa, Y. Hirayama, and Y. H. Jeong, Appl. Phys. Lett. 85, 768
(2004).
[21] We have confirmed that the high-frequency components above 25 Hz have a negligible
contribution to ∆I.
10
0
0
I 
(n
A
)
5
5
10
Time (s)
10
15 20
gV  = -1.504 V
gV  = -1.536 V
㻌(a)
(b)
(c)
(d)
(e)
0
5
10
0.00
0.01
0.0
0.1
0.2
0.3
-1.55 -1.50
0.01
0.1
I 
(n
A
)
g
d
I/
d
V
  
(n
A
/m
V
)
g
∆
I 
(n
A
)
∆
V
  
(m
V
)
gV  (V)
㻌
㻌
㻌
FIG. 2: (Color online) (a) Time traces of current I(t) through the QPC in sample A (type-I) for
several Vg values. (b)-(e) Analysis of the time traces I(t) shown in (a): (b) average current I, (c)
transconductance dI/dVg, (d) current fluctuation ∆I, and (e) equivalent gate voltage noise ∆Vg,
plotted as a function of Vg.
TABLE I: List of samples and wafers used. The carrier density n and the mobility µ are shown in
units of 1011 cm−2 and 106 cm2/Vs, respectively.
sample
wafer
#
wafer
structure
fabrication
process n µ
gate
layout
A R193 type-I standard 2.3 1.8 DQD
B R244 type-I standard 2.2 1.3 QPC
C R219 type-II standard 2.3 1.3 DQD
D R247 type-III standard 2.5 2.9 QPC
E R244 type-I high-damage 1.9 0.14 QPC
F R219 type-II high-damage 2.3 1.2 DQD
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FIG. 3: (Color online) Equivalent gate voltage noise ∆Vg as a function of Vg for samples A to D
fabricated from different wafers with various layer structures and doping schemes (see Table I).
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FIG. 4: (Color online) Comparison of equivalent gate voltage noise ∆Vg in samples fabricated from
the same wafer using the standard process (solid squares) and with additional intense UV cleaning
(open circles): (a) standard delta-doped structure (type-I: samples B and E) and (b) delta-doped
structure with SL barriers (type-II: samples C and F). Inset to (a): typical time trace of QPC
current in a sample fabricated with intense UV cleaning (sample E).
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